A 90nm CMOS Integrated Nano-Photonics Technology for 25Gbps WDM Optical Communications Applications

Solomon Assefa, Steven Shank, William Green, Marwan Khater, Edward Kiewra, Carol Reinholm, Swetha Kamlapurkar, Alexander Rylyakov, Clint Schow, Folkert Horst, Huapu Pan, Teya Topuria, Philip Rice, Douglas M. Gill, Jesse Rosenberg, Tymon Barwicz, Min Yang, Jonathan Proesel, Jens Hofrichter, Bert Offrein, Xiaoxiong Gu, Wilfried Haensch, John Ellis-Monaghan, and Yuriy Vlasov

IBM Research, 650 Harry Road, San Jose, California 95120-6099

Abstract: The first sub-100nm technology that allows the monolithic integration of optical modulators and germanium photodetectors as features into a current 90nm base high-performance logic technology node is demonstrated. The resulting 90nm CMOS-integrated Nano-Photonics technology node is optimized for analog functionality to yield power-efficient single-die multichannel wavelength-multiplexed 25Gbps transceivers.

Introduction: Novel optical communications standards addressing emerging large volume applications in datacenters, supercomputers, and server backplanes require cost-effective and power efficient 25Gbps optical transceivers [1]. Integration of analog and mixed-signal circuits (AMS) together with optical components such as modulators, photodetectors (PD), and wavelength division multiplexing (WDM) filters is considered a viable approach for significantly decreasing the cost of optical transceivers and for their massive deployment in large scale systems [2,3].

Technology Features: Single-die 25Gbps multichannel integrated WDM transceivers require technology optimization for yielding fast, low-power AMS circuits rather than optimization for digital performance, due to relatively small amount of digital circuitry needed for target applications. The choice of the base foundry 90nm bulk technology with gate length of 63nm [4] is dictated by the relatively high initial Ft=150GHz for high speed NMOS devices (HS NMOS) [5], high trans-conductance, low variability, and the ability to control short channel effects down to 35nm gate length [6].

To yield deeply scaled nanophotonics features, a high-resistivity SOI substrate with 2µm BOX is utilized as a base for 90nm CMOS-Integrated Nano-Photonics (CINP) technology (see Fig.1 and Fig.2). The gate length was scaled below 50nm to increase the Ft in order to achieve stable 25Gbps performance. The base 90nm technology flow was optimized to yield HS NFET devices with high Gm gain (1mS/µm at Vdd=1V), large Idsat (0.9mA/µm at Vdd=1.2V), and low overlap capacitance (Cov=0.29fF/µm), while keeping digital device characteristics intact. Fig.3 shows representative Ids-Vgs and sub-threshold characteristics for the HS NMOS and HS PMOS devices for the 90nm CINP node. The DC characteristics for both HS and standard devices are summarized in Table 1, showing a good compromise in technology optimization for both AMS and digital performance requirements.

Passive nanophotonics features (see Fig.4 and Fig.5), integrated into the shallow trench isolation at no additional cost, include optical waveguides, waveguide crossings, directional couplers, lateral fiber couplers, temperature-tolerant (±30°C drift) WDM filters (Fig.4), and vertical grating couplers (Fig.5). The active nanophotonics features, which require minimal add-on mask levels, include modulators (Fig.1) and Ge PD (Fig.2), performing electrical-to-optical and optical-to-electrical conversion, respectively. The modulator requires a shallow silicon etch and shares doping levels with CMOS modules [2, 3]. The waveguide-integrated Ge PD is integrated into the FEOL flow using a “Ge-first” approach, utilizing deposition prior to source-drain activation anneal [7].

RF Performance: Fig.6 shows the S21 measurements of a Ge PD and a modulator. At a bias of Vb=-2V, the 3dB bandwidth of the Ge PD exceeds 20GHz, sufficient for 25Gbps performance. The modulator active phase shifter was designed as a horizontal p-n junction to achieve high capacitance Cj =0.63fF/µm and a figure of merit VgL/Vdd=1.2 of reverse bias Vb=-1V. The wafer-to-wafer variability of Cj is controlled within σ=1.5% (Fig.7). The S21 curve of such a p-n junction modulator is measured at Vb=0.5V showing 3dB bandwidth exceeding 30GHz.

A library of passive electrical features (inductors, capacitors, resistors) of the base 90nm bulk technology, when fabricated on a high-resistivity SOI substrate, demonstrate significantly improved RF properties. As shown in Fig.8, up to 50% improvement of a compact peaking inductor Q is evident when fabricated with 90nm CINP technology.

Transceiver Circuits: Fig.9 shows measurements of the rise time for a differential CML inductively peaked output buffer fabricated in 90nm CINP technology when compared to the base 90nm bulk technology. Scaling the gate length in CINP technology helps to maintain the rise time below 12 ps even for extended temperature range up to 90°C consistent with requirements for 25Gbps applications.

Fig.10 shows the performance of a monolithically integrated receiver consisting of a Ge PD, transimpedance amplifier (TIA), six cascades of limiting amplifiers (LA), and an output buffer. The electrical eye diagram of the receiver, measured with 1.54µm light modulated at 25Gbps, shows a good performance.

Further improvements in speed, power efficiency and the number of parallel channels is expected with the use of advanced circuit designs leveraging the improved RF characteristics of 90nm CINP optical and electrical features [8].

Conclusion: The reported 90nm CINP technology is well positioned for manufacturing cost-effective single-die 25Gbps multi-channel WDM optical transceivers.

Acknowledgement: The authors would like to thank T. C. Chen, Stephen Luce, James Dunn, Dan Maynard, Joe Cahill, and Dan Dreps for their support.
Figure 1. Cross-sectional TEM view of a 90nm CINP metal stack with Si modulator embedded into the front-end. Optical microscope top-down image is shown on the bottom.

Figure 2. Cross-sectional SEM view of a 90nm CINP metal stack with Ge PD embedded into the front-end. Zoomed-in image of a photodetector is shown on top left. Optical microscope top-down image is shown on the low left.

Table 1. 90nm CINP technology node high-speed (HS) analog and standard (Std) digital devices at Vdd=1V

<table>
<thead>
<tr>
<th></th>
<th>Units</th>
<th>HS Nfet</th>
<th>HS Pfet</th>
<th>Std Nfet</th>
<th>Std Pfet</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vt sat</td>
<td>V</td>
<td>0.17</td>
<td>-0.12</td>
<td>0.25</td>
<td>-0.25</td>
</tr>
<tr>
<td>Id sat</td>
<td>uA/µm</td>
<td>730</td>
<td>310</td>
<td>660</td>
<td>250</td>
</tr>
<tr>
<td>SubVt slope</td>
<td>mV/dec</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>Ioff</td>
<td>nA/µm</td>
<td>190</td>
<td>170</td>
<td>40</td>
<td>5</td>
</tr>
<tr>
<td>Cgd</td>
<td>fF/µm</td>
<td>0.29</td>
<td>0.29</td>
<td>0.29</td>
<td>0.29</td>
</tr>
<tr>
<td>Gmsat</td>
<td>µS/µm</td>
<td>1040</td>
<td>495</td>
<td>1000</td>
<td>470</td>
</tr>
</tbody>
</table>

Figure 3. Id-Vg characteristics showing sub-threshold behavior for 90nm CINP HS NMOS and HS PMOS.

Figure 4. Measured insertion loss for a 4 channel WDM filter with 850GHz channel spacing, 500GHz flat-top, 0.3dB in-band ripple, 1.2dB insertion loss and -24dB crosstalk.

Figure 5. Measured insertion loss for a vertical grating coupler for wafer-scale in-line testing of nanophotonics features. Optical microscope top-down image of a device is shown in the inset.

IBM Press Release, December 10, 2012
Figure 6. Measured S21 response of a modulator (Vb=-0.5V) and Ge photodetector (Vb=-2V).

Figure 7. Histogram of the wafer-to-wafer variation of modulator pn-junction capacitance Cj measured across five wafers (115 samples).

Figure 8. Measured quality factor of a 1600pH compact peaking inductor fabricated in base 90nm technology on a bulk substrate and in 90nm CINP technology on high-resistivity SOI substrate.

Figure 9. Comparison of measured rise times for an inductively-peaked output LA buffer fabricated using base 90nm bulk and 90nm CINP technologies driven with 0.5Vpp input signal.

Figure 10. 25Gbps performance of integrated Ge receiver fabricated in 90nm CINP technology. Figure shows schematics (left top), die photograph (right top), and 25Gbps electrical eye diagram.

References:
6. V. Chan, et. al., IEDM 2003, 382-384

IBM Press Release, December 10, 2012