• Select a country/region: United States
  • IBM®

Design Automation

Projects and Groups

Aard
BEAM (Bugs Errors And Mistakes)
Chip Planner
Liquid Metal
METHODS
Statistical Performance Path Test for Yield Improvement and Margin Reduction
Statistical Timing Analysis and At-speed Test
Technology-Circuit Co-optimization Productivity
Wire Synthesis

Content navigation

  • Design Automation
  • People
  • Publications
  • Projects
    • BEAM
    • Chip Planner
    • Statistical Timing Analysis
    • Statistical Performance Path Test
    • TCC-Pro
    • FPGA Systems
    • Wire Synthesis

IBM Links

  • IBM Solutions
  • IBM Services
  • IBM Products
  • IBM Support
  • My IBM
  • IBMers Changing the World
  • IBM at 100
  • IBM Culture

IBM and Academia

  • Academic collaboration
  • Puzzles
  • IBM Journal of R&D
  • Smarter Planet

Research Locations

  • IBM Research - Almaden
  • IBM Research - Austin
  • IBM R&D - Australia
  • IBM Research - Brazil
  • IBM Research - China
  • IBM Research - Haifa
  • IBM Research - India
  • IBM R&D - Ireland
  • IBM Research - Tokyo
  • IBM Research - Watson
  • IBM Research - Zurich

Disciplines

  • Mathematical Science
  • Chemistry
  • Computer Science
  • Electrical Engineering
  • Materials Science
  • Physics
  • Service Science
  • Systems

Resources

  • Research people
  • Research projects
  • Research interests
  • Engineering Paradise

Popular links

  • About IBM Research
  • Careers
  • IBM Press Room
  • IBM Research blog
  • IBM Research on Facebook
  • IBM Research on Twitter
  • IBM Research on Youtube
  • Watson

Footer links

  • Contact
  • Privacy
  • Terms of use
  • Accessibility