D.C. Pham, T. Aipperspach, et al.
IEEE Journal of Solid-State Circuits
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
Conference paper
High performance SOI/Cu SRAMs and memories in microprocessors
R.V. Joshi, S.S. Kang, et al.
AMC 2001
D.C. Pham, S. Asano, et al.
ICICDT 2005
R.V. Joshi, W. Hwang, et al.
International Symposium on VLSI Technology, Systems, and Applications, Proceedings