Soft x-ray diffraction of striated muscle
S.F. Fan, W.B. Yun, et al.
Proceedings of SPIE 1989
Gate-level logic simulation takes up more CPU time as system complexity increases. A special-purpose system which can cut verification time by several orders of magnitude is described. The Yorktown Simulation Engine (YSE) is a highly parallel programmable machine which can simulate up to 1 M gates at a speed of over 2000M gate simulations per second. It is estimated that the IBM 3081 processor could have been simulated at over 1 000 instructions per second on YSE. Gate-level logic simulation is reviewed and the architecture and hardware implementation of the YSE is described. The software architecture, including compiler, linker and register-level language translator, Ysetran, architecture, are detailed. © 1983.
S.F. Fan, W.B. Yun, et al.
Proceedings of SPIE 1989
Sabine Deligne, Ellen Eide, et al.
INTERSPEECH - Eurospeech 2001
Lerong Cheng, Jinjun Xiong, et al.
ASP-DAC 2008
Yao Qi, Raja Das, et al.
ISSTA 2009