Global flow analysis in automatic logic design

Louise Trevillyan; William Joyner; Leonard Berman

doi:10.1109/TC.1986.1676664

IEEE TC

Paper

01 Jan 1986

Global flow analysis in automatic logic design

View publication

Abstract

This correspondence concerns applications of optimization techniques based on global flow analysis to the automated design of logic. Copyright 1986 by The Institute of Electrical and Electronics Engineers, Inc.

Conference paper

Moore's Law: Another casualty of the financial meltdown?

Jason Cong, N.S. Nagaraj, et al.

DAC 2009

Paper

An Integrated Environment for Technology Closure of Deep-Submicron IC Designs

Louise Trevillyan, David Kung, et al.

IEEE Design and Test of Computers

Paper

Some observations concerning alternating turing machines using small space

Jik H. Chang, Oscar H. Ibarra, et al.

Information Processing Letters

Conference paper

EDA challenges and options: Investing for the future

Ruchir Puri, William Joyner, et al.

DAC 2010

View all publications

Abstract

Related

Moore's Law: Another casualty of the financial meltdown?

An Integrated Environment for Technology Closure of Deep-Submicron IC Designs

Some observations concerning alternating turing machines using small space

EDA challenges and options: Investing for the future