Novel circuits to improve SRAM performance in PD/SOI technology
R.V. Joshi, A.J. Bhavnagarwala, et al.
IEEE International SOI Conference 2001
This brief presents a detailed study on the leverage of high-fT transistors for advanced high-speed bipolar circuit applications. It is shown that for the standard ECL circuit, the leverage of high fT is limited by the passive resistors (emitterfollower resistor and collector load resistor) and wire delay, especially in the low-power regime. For the standard NTL circuit, the leverage is higher due to its front-end configuration and lower power supply value. As the passive resistors are decoupled from the delay path in various advanced circuits utilizing active-pull-down schemes, the leverage of high fTbecomes more significant. © 1992 IEEE
R.V. Joshi, A.J. Bhavnagarwala, et al.
IEEE International SOI Conference 2001
C.T. Chuang, Ken Chin
IEEE Journal of Solid-State Circuits
J.M.C. Stork, D.L. Harame, et al.
GaAs IC 1994
E.F. Crabbe, G.L. Patton, et al.
IEDM 1990