Special series on harsh chips

Augusto Vega; Alper Buyuktosunoglu; Pradip Bose

doi:10.1109/MM.2014.102

IEEE Micro

Review

01 Nov 2014

Special series on harsh chips

Download paper

Abstract

This introduction to the special series discusses the emerging field of harsh-environment-capable chips, or harsh chips. It also introduces the first two Harsh Chips articles in the issue.

Conference paper

Architectural perspectives of future wireless base stations based on the IBM PowerEN™ processor

Augusto Vega, Pradip Bose, et al.

HPCA 2012

Conference paper

NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads

Seth H. Pugsley, Jeffrey Jestes, et al.

ISPASS 2014

Conference paper

A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC

Tianyu Jia, Paolo Mantovani, et al.

ESSCIRC 2022

Paper

Active memory cube: A processing-in-memory architecture for exascale systems

Ravi Nair, Samuel F. Antao, et al.

IBM J. Res. Dev

View all publications

Abstract

Related

Architectural perspectives of future wireless base stations based on the IBM PowerEN™ processor

NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads

A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC

Active memory cube: A processing-in-memory architecture for exascale systems