Jinho Lee  Jinho Lee photo       

contact information

Research Staff Member
Austin Research Laboratory, Austin, TX, USA

links



2017

Analyzing In-Memory Hash Join: Granularity Matters
Jian Fang, Jinho Lee, Peter Hofstee, and Jan Hidders
Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures (ADMS), 2017

SCI-FII: Speculative Conversational Interface Framework for Incremental Inference on Modularized Services
Jinho Lee, Inseok Hwang, Thomas Hubregtsen, Anne E. Gattiker, Christopher M. Durham
Mobile Data Management (MDM), IEEE, 2017
Abstract

ExtraV: Boosting Graph Processing Near Storage with a Coherent Accelerator
Jinho Lee, Heesu Kim, Sungjoo yoo, Kiyoung Choi, H. Peter Hofstee, Gi-Joon Nam, Mark Nutter, Damir Jamsek
Proceedings of the VLDB Endowment 10(12), 1706-1717, 2017

TEI-NoC: Optimizing Ultra-Low Power NoCs Exploiting the Temperature Effect Inversion
Kyuseung Han, Woojoo Lee, Jaejin Lee, Jinho Lee, Massoud Pedram
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (preprint), 2017

Excavating the Hidden Parallelism Inside DRAM Architectures with Buffered Compares
Jinho Lee, Jongwook Chung, Jung Ho Ahn, Kiyoung Choi
IEEE Transactions on Very Large Scale Integration Systems (VLSI) 25(6), 2017


2016

Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic
Jinho Lee, Jung Ho Ahn, Kiyoung Choi
Design, Automation and Test in Europe, pp. 1243-1248, 2016


2015

REDELF: An energy-efficient deadlock-free routing for 3-D NoCs with partial vertical connections
Jinho Lee, Kyungsu Kang, Kiyoung Choi
ACM Journal of Emerging Technologies 12(3), pp.~26:1-26:22, 2015

THOR: Orchestrated thermal management of cores and networks in 3D many-core architectures
Jinho Lee, Junwhan Ahn, Kiyoung Choi, Kyungsu Kang
Asia and South Pacific Design Automation Conference, pp. 773-778, 2015


2014

Tree-mesh heterogeneous topology for low-latency NoC
Sungju Han, Jinho Lee, Kiyoung Choi
International Workshop on Network on Chip Architectures, pp. 19-24, 2014


2013

Deflection routing in 3D network-on-chip with TSV serialization
Jinho Lee, Dongwoo Lee, Sunwook Kim, Kiyoung Choi
Asia and South Pacific Design Automation Conference, pp. 29-34, 2013

Deflection routing in 3D network-on-chip with limited vertical bandwidth
Jinho Lee, Dongwoo Lee, Sunwook Kim, Kiyoung Choi
ACM Transactions on Design Automation of Electronic Systems 18(4), pp.~50:1-50:22, 2013

A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections
Jinho Lee, Kiyoung Choi
International Symposium on Networks-on-Chip, pp. 1-2, 2013

Towards optimal adaptive routing in 3D NoC with limited vertical bandwidth
Gunhee Lee, Jinho Lee, Kiyoung Choi
International Workshop on Network on Chip Architectures, pp. 23-26, 2013

Mapping and scheduling of tasks and communications on many-core soc under local memory constraint
Jinho Lee, Moo-Kyoung Chung, Yeon-Gon Cho, Soojung Ryu, Jung Ho Ahn, Kiyoung Choi
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32(11), 1748-1761, 2013


2012

An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth
Mingyang Zhu, Jinho Lee, Kiyoung Choi
International Conference on VLSI and System-on-Chip, pp. 18-23, 2012

Memory-aware mapping and scheduling of tasks and communications on many-core SoC
Jinho Lee, Kiyoung Choi
Asia and South Pacific Design Automation Conference, pp. 419-424, 2012


2011

3D network-on-chip with wireless links through inductive coupling
Jinho Lee, Mingyang Zhu, Kiyoung Choi, Jung Ho Ahn, Rohit Sharma
International SoC Design Conference, pp. 353-356, 2011