Evidence for the utility of quantum computing before fault toleranceYoungseok KimAndrew Eddinset al.2023Nature
Demonstration of quantum volume 64 on a superconducting quantum computing systemPetar JurcevicAli Javadi-Abhariet al.2021Quantum Science and Technology
Increasing Quantum Volume on a superconducting quantum computing systemPetar JurcevicAli Javadiet al.2021APS March Meeting 2021
High performance 14nm SOI FinFET CMOS technology with 0.0174μm2 embedded DRAM and 15 levels of Cu metallizationC.-H.C-H. LinBrian Greeneet al.2014IEDM 2014
Impact of source/drain contact and gate finger spacing on the RF reliability of 45-nm RF nMOSFETsRajan AroraSachin Sethet al.2011IRPS 2011
Investigation of kink-induced excess RF channel noise in sub -50 nm PD-SOI MOSFETsNinad S. WadjeVijaya Bhaskara Neeliet al.2010IEEE International SOI Conference 2010
Impact of lateral asymmetric channel doping on 45-nm-technology N-Type SOI MOSFETsHasan M. NayfehNivo Rovedoet al.2009IEEE Transactions on Electron Devices
(110) Channel, SiON gate-dielectric PMOS with record high Ion=1 mA/μm through channel stress and source drain external resistance (R ext) engineeringB. YangA. Waiteet al.2007IEDM 2007
High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithographyS. NarasimhaK. Onishiet al.2006IEDM 2006
Advanced gate stacks with fully silicided (FUSI) gates and high-κ dielectrics: Enhanced performance at reduced gate leakageE. GusevC. Cabral Jr.et al.2004IEDM 2004
12 Nov 2013GB2497259Fast - Butted Soi Junction Isolation Structures And Devices And Method Of Fabrication
27 Dec 2011US8084788%i2p% Method Of Forming Source And Drain Of A Field-effect-transistor And Structure Thereof