Haris Pozidis  Haris Pozidis photo         

contact information

Manager Data and AI Systems
IBM Research - Zurich, Zurich, Switzerland
  +41dash44dash724dash82dash73

links

Professional Associations

Professional Associations:  IEEE, Senior Member

more information

More information:  Google Scholar


2019

STORAGE DEVICE AND OPERATING METHOD THEREOF
Giovanni Cherubini, Evangelos S. Eleftheriou, Charalampos Pozidis
transducer, servo, computer science, computer hardware, actuator
Abstract


2018

Background Threshold Voltage Shifting Using Base and Delta Threshold Voltage Shift Values in Non-volatile Memory
Charles Camp, Timothy Fisher, Aaron Fry, Nikolas Ioannou, Ioannis Koltsidas, Nikolaos Papandreou, Thomas Parnell, Roman Pletka, Charalampos Pozidis, Sasa Tomic
US Patent 9,864,523

Non-binary context mixing compressor/decompressor
Tobias Blaettler, Thomas Mittelholzer, Thomas Parnell, Charalampos Pozidis
Patent US20180269897A1

Multi-chip device and method for storing data
Tobias Blaettler, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis, Milos Stanisavljevic
Patent US10042699B2

Enhanced temperature compensation for resistive memory cell circuits
Nikolaos Papandreou, Charalampos Pozidis, Milos Stanisavljevic
Patent US9865340B2

Techniques for reducing a size of a context model ensemble in a context mixing compressor/decompressor
Tobias Blaettler, Thomas Mittelholzer, Thomas Parnell, Charalampos Pozidis
Patent US20180267732A1

Reducing a decoding error floor by post-processing codewords encoded by binary symmetry-invariant product codes
Tobias Blaettler, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US20180115325A1

System and method for a scalable recommender system using massively parallel processors
Celestine Duenner, Thomas Parnell, Charalampos Pozidis, Vasileios Vasileiadis, Michail Vlachos
Patent US20180276688A1

Error-correction encoding and decoding
Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US9996420B2

Page-level health equalization
Charles J. Camp, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US9990279B2

Device and method for storing data in a plurality of multi-level cell memory chips
Tobias Blaettler, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis, Milos Stanisavljevic
Patent US9891988B2

Method and apparatus for faster determination of cell state of a resistive memory cell using a parallel resistor
Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian, Milos Stanisavljevic
Patent US9953706B2

Estimation of level-thresholds for memory cells
Thomas Mittelholzer, Nikolaos Papandreou, Haris Pozidis
Patent US9928923B2



2017

Determining a cell state of a resistive memory cell
Nikolaos Papandreou, Charalampos Pozidis, Milos Stanisavljevic
Patent US9666273B2

Conditioning phase change memory cells
Nikolaos Papandreou, Charalampos Pozidis
Patent US9558817B2

Read measurement of a plurality of resistive memory cells for alleviating resistance and current drift
Abu Sebastian, Nikolaos Papandreou, Charalampos Pozidis
Patent US9576650B2

Read-detection in multi-level cell memory
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US9619328B2

Diagonal anti-diagonal memory structure
Tobias Blaettler, Charles J. Camp, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US9647694B2

Updating prefix codes for pseudo-dynamic data compression
Charles J. Camp, Charalampos Pozidis, Nikolaos Papandreou, Roman A. Pletka, Thomas Mittelholzer, Thomas Parnell, Tobias Blaettler
Patent US20170279460A1

Initializing a pseudo-dynamic data compression system with predetermined history data typical of actual data
Tobias Blaettler, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US20170344264A1

Adapting erase cycle parameters to promote endurance of a memory
Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis, Gary A. Tressler
Patent US9588702B2

Reducing error correction latency in a data storage system having lossy storage media
Charles J. Camp, Evangelos S. Eleftheriou, Charalampos Pozidis, Gary A. Tressler, Andrew D. Walls
Patent US9653185B2

Memory architecture for storing data in a plurality of memory chips
Theodore Antonakopoulos, Nikolaos Papandreou, Charalampos Pozidis
Patent US9672910B2

Data packing for compression-enabled storage systems
Charles J. Camp, Timothy J. Fisher, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US9712190B2

Non-volatile memory data storage with low read amplification
Nikolas Ioannou, Ioannis Koltsidas, Thomas Mittelholzer, Thomas Parnell, Roman Pletka, Charalampos Pozidis, Sasa Tomic
Patent US9710199B2

Data encoding in solid-state storage apparatus
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US9734010B2

Dummy page insertion for flexible page retirement in flash memory storing multiple bits per memory cell
Charles J. Camp, Timothy J. Fisher, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US20170115900A1

Background threshold voltage shifting using base and delta threshold voltage shift values in flash memory
Charles J. Camp, Timothy J. Fisher, Aaron D. Fry, Nikolas Ioannou, Ioannis Koltsidas, Nikolaos Papandreou, Thomas Parnell, Roman Pletka, Charalampos Pozidis, Sasa Tomic
Patent US15804975

Device for selecting a level for at least one read voltage
Charles J. Camp, Evangelos S Eleftheriou, Thomas Mittelholzer, Thomas Parnell, Nikolaos Papandreou, Charalampos Pozidis, Andrew Walls
Patent US9639462B2

Extending useful life of a non-volatile memory by health grading
Charles J. Camp, Ioannis Koltsidas, Nikolaos Papandreou, Thomas Parnell, Roman A. Pletka, Charalampos Pozidis, Gary A. Tressler, Andrew D. Walls
Patent US9558107B2


2016

NON-VOLATILE MEMORY DATA STORAGE WITH LOW READ AMPLICATION
Ioannou, Nikolas and Koltsidas, Ioannis and Mittelholzer, Thomas and Parnell, Thomas and Pletka, Roman and Pozidis, Charalampos and Tomic, Sasa
US Patent 20,160,132,392

Multi-stage codeword detector
Theodore Antonakopoulos, Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US9477540B2

Level placement in solid-state memory
Nikolaos Papandreou, Charalampos Pozidis
Patent US9256375B2

Read measurement of resistive memory cells
Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian
Patent US9236120B2

Read-detection in multi-level cell memory
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US9305639B2

Determining prefix codes for pseudo-dynamic data compression utilizing clusters formed based on compression ratio
Tobias Blaettler, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US9513813B1

Enhanced temperature compensation for resistive memory cell circuits
Nikolaos Papandreou, Charalampos Pozidis, Milos Stanisavljevic
Patent US15366386

Phase-change memory cells
Sangbum Kim, Daniel Krebs, Chung Hon Lam, Charalampos Pozidis
Patent US9257639B2

Workload-adaptive data packing algorithm
Charles J. Camp, Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US20160179614A1

Method and apparatus for faster determination of a cell state of a resistive memory cell using a parallel resistor
Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian, Milos Stanisavljevic
Patent US15254630

Dynamically optimizing flash data retention or endurance based on data write frequency
Charles J. Camp, Timothy J. Fisher, Aaron D. Fry, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis, Andrew D. Walls
Patent US9496043B1

Programming at least one multi-level phase change memory cell
Evangelos S. Eleftheriou, Angeliki Pantazi, Nikolaos Papandreou, Haris Pozidis, Abu Sebastian
Patent US15394207


2015


Level-estimation in multi-level cell memory
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US9202580B2

Level placement in solid-state memory Abstract
Nikolaos Papandreou, Charalampos Pozidis
Patent US9047179B2

Detecting codewords in solid-state storage devices
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US8930803B2

Method for manufacturing a carbon-based memory element and memory element
Daniele Caimi, Evangelos S. Eleftheriou, Charalampos Pozidis, Christophe P. Rossel, Abu Sebastian
Patent US9105842B2

Encoding a data word for writing the encoded data word in a multi-level solid state memory
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US9059744B2

Electromechanical switch device and method of operating the same
Michel Despont, Christoph Hagleitner, Charalampos Pozidis, Abu Sebastian
Patent US8928435B2

Programming of phase-change memory cells
Angeliki Pantazi, Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian
Patent US9070438B2

Read/write operations in solid-state storage devices
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US8972837B2

Error-correction encoding and decoding
Thomas Mittelholzer, Nikolaos Papandreou, Thomas Parnell, Charalampos Pozidis
Patent US14745515

Read-detection in solid-state storage devices
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US8938665B2


2014

Lese/Schreib-Operationen in Halbleiterspeicher-Bauelementen
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
physics, gynecology
Abstract

READ MEASUREMENT OF A PLURALITY OF RESISTIVE MEMORY CELLS
Abu Sebastian, Nikolaos Papandreou, Charalampos Pozidis
voltage, resistive random access memory, computer science, computer hardware
Abstract

MEMORY SYSTEM AND METHOD FOR OPERATING A MEMORY SYSTEM
Theodore Antonakopoulos, Nikolaos Papandreou, Charalampos Pozidis
semiconductor memory, registered memory, parallel computing, memory segmentation, memory refresh, memory map, flat memory model, conventional memory, computer science, computer memory, computer hardware
Abstract

Device comprising a cantilever and scanning system
Michel Despont, Venkataraman Kartik, Charalampos Pozidis, Deepak R. Sahoo
Patent US8819860B2

Carbon-based memory element
Daniele Caimi, Evangelos S. Eleftheriou, Charalampos Pozidis, Christophe P. Rossel, Abu Sebastian
Patent US8754392B2

Encoding a data word for writing the encoded data word in a multi-level solid state memory
Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
Patent US8839076B2

Determining cell-state in phase-change memory
Urs Frey, Angeliki Pantazi, Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian
Patent US8755214B2

Dynamic mode nano-scale imaging and position control using deflection signal direct sampling of higher mode-actuated microcantilevers
Venkataraman Kartik, Charalampos Pozidis, Deepak R Sahoo, Abu Sebastian
US Patent 8,689,358
Abstract


2013


Programming multi-level phase change memory cells
E. Eleftheriou, A. Pantazi, N. Papandreou, H. Pozidis, A. Sebastian
US Patent 8,441,847

High-speed electrostatic actuation of MEMS-based devices
Charalampos Pozidis, Angeliki Pantazi, Abu Sebastian, Deepak Ranjan Sahoo
US Patent 8,395,877
Abstract


2012

Cell-state determination in phase-change memory
E. Eleftheriou, A. Pantazi, N. Papandreou, H. Pozidis, A. Sebastian
WO/2012/029007

Programming of phase change memory cells
Urs Frey, Angeliki Pantazi, Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian
waveform, trajectory, pulse, phase change memory, memory cell, electronic engineering, electrical engineering, computer science, cell state
Abstract

CELL-STATE MEASUREMENT IN RESISTIVE MEMORY
Gael Close, Christoph Hagleitner, Angeliki Pantazi, Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian
US Patent 20,120,314,481

Erasure flagging system and method for errors-and-erasures decoding in storage devices
Theodore A Antonakopoulos, Charalampos Pozidis, Maria Varsamou
US Patent 8,214,718

Storage device and operating method therefor
G Cherubini, E S Eleftheriou, C Pozidis
US Patent 8,089,833

Programming of phase-change memory cells
Angeliki Pantazi, Nikolaos Papandreou, Charalampos Pozidis, Abu Sebastian
US Patent App. 13/667,725

Data storage device and method for operating a data storage system
H. Pozidis, W. Haeberle, D.W. Wiesmann
US Patent 8,107,353


2011

Magneto-resistance based nano-scale position sensor
Charalampos Pozidis, Deepak Ranjan Sahoo, Abu Sebastian
US Patent 8,026,715
Abstract

Magneto-resistance based topography sensing
Peter Baechtold, Urs T. Duerig, Walter Haeberle, Armin W. Knoll, Charalampos Pozidis, Deepak Ranjan Sahoo, Gian R. Salis, Abu Sebastian
US Patent 8,026,719
Abstract

Recording in probe-based data storage devices
Evangelos S Eleftheriou, Charalampos Pozidis
US Patent 7,876,662

Writing and reading of data in probe-based data storage devices
Thomas Albrecht, Theodore Antonakopoulos, Giovanni Cherubinni, Ajay Dholakia, Evangelos S Eleftheriou, Charalampos Pozidis
US Patent 8,028,218

DEVICE COMPRISING A CANTILEVER AND SCANNING SYSTEM
M. Despont, V. Kartik, C. Pozidis, D. Ranjan Sahoo
US Patent 8,484,760

MULTILEVEL PROGRAMMING OF PHASE CHANGE MEMORY
ES Eleftheriou, A Pantazi, N Papandreou, C Pozidis, A Sebastian
US Patent App. 12/861,947

Programming at least one multi-level phase change memory cell
Evangelos S Eleftheriou, Angeliki Pantazi, Nikolaos Papandreou, Haris Pozidis, Abu Sebastian
US Patent App. 13/638,311


2010

Data overwriting in probe-based data storage devices
T Antonakopoulos, E S Eleftheriou, H Pozidis
US Patent 7,646,693


2008

Storage device and method for scanning a storage medium
T Albrecht, G K Binnig, E S Eleftheriou, H Pozidis, S Sri-jayantha, P Vettiger
EP Patent 1,385,161


2006

DATA STORAGE DEVICE AND METHOD FOR OPERATING A DATA STORAGE DEVICE
H. POZIDIS, W. HAEBERLE, D.W. WIESMANN
WO Patent WO/2006/000,872


2003

Storage device and method for operating a storage device
G Cherubini, E S Eleftheriou, H Pozidis
EP Patent 1,365,395