Leland Chang, Robert K. Montoye, et al.
VLSI Circuits 2010
In this paper we present a generalized scaling theory which allows for an independent scaling of the FET physical dimensions and applied voltages, while still maintaining constant the shape of tie electric-field pattern. Thus two-dimensional effects are kept under control even though the intensity of the field is allowed to increase. The resulting design flexibility allows the design of FET's with quarter-micrometer channel length to be made, for either room temperature or liquid-nitrogen temperature. The physical limitations of the scaling theory are then investigated in detail, leading to the conclusion that the limiting FET performances are not reached at the 0.25-/μm channel length. Further improvements are possible in the future, provided certain technology breakthroughs are achieved. © 1984 IEEE
Leland Chang, Robert K. Montoye, et al.
VLSI Circuits 2010
Liang-Teck Pang, Phillip J. Restle, et al.
VLSI Circuits 2012
Rick L. Mohler, Christopher W. Long, et al.
IEEE Journal of Solid-State Circuits
George A. Sai-Halasz, Matthew R. Wordeman, et al.
IEEE Electron Device Letters